



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/587,052	06/02/2000	Timothy John Lindquist	169.17	6630
5514	7590	03/21/2006	EXAMINER	
FITZPATRICK CELLA HARPER & SCINTO 30 ROCKEFELLER PLAZA NEW YORK, NY 10112			PAN, DANIEL H	
			ART UNIT	PAPER NUMBER
			2183	
DATE MAILED: 03/21/2006				

Please find below and/or attached an Office communication concerning this application or proceeding.

Office Action Summary

Application No.

09/587,052

Applicant(s)

LINDQUIST, TIMOTHY JOHN

Examiner

Daniel Pan

Art Unit

2183

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 05/02/05, 01/11/06.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-18 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 17 and 18 is/are allowed.
- 6) ☒ Claim(s) 1-8, 11, 12, 15 and 16 is/are rejected.
- 7) ☒ Claim(s) 9, 10, 13 and 14 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 02 June 2000 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
 - ☐ Certified copies of the priority documents have been received in Application No. _____.
 - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- ☒ Notice of References Cited (PTO-892)
- ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- ☒ Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)
Paper No(s)/Mail Date 04/23/00.
- ☒ Interview Summary (PTO-413)
Paper No(s)/Mail Date. attached.
- ☐ Notice of Informal Patent Application (PTO-152)
- ☐ Other: _____.

Art Unit: 2183

1. Claims 1-18 are presented for examination. Lamport et al. (5,138,615) and Rosu (5,359,649) are newly cited references.

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

2. Claims 1,11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Lamport et al. (5,138,615) in view of Chamdani et al. (6,112,019).

3. As to claims 1,11, Lamport disclosed at least :

a) a plurality of processing units (see fig.3);

b) communication means (see switches 126 in fig.3, see also switches 710-640 in fig.17) by which the plurality of processing units were interconnected, wherein the communication medium was dynamically configured based on processing of a program (see the reconfiguration in col.5, lines 63-68) to be processed such that the processing units can be selectively arranged in at least large number of processing units (see route P1,P2, see col.6, lines 24-68, col.7, lines 1-11, alternatively, see fig.17, see the first configuration of 724 and the second configuration 736 in fig.17, col.34, lines 6-26). The first configuration having a larger number of processing units (H1-H10).

Lamport did not specifically show his second configuration 736 had a deeper pipeline stage than the first configuration 724 as claimed. However, Chamdani disclosed a system including a second configuration which had deeper pipeline depth (see fig.13,

Art Unit: 2183

col.32, lines 19-32). It would have been obvious to one of ordinary skill in the art to use Chamdani in Lamport for including the deeper pipeline as claimed because the use of Chamdani could provide Lamport the ability to process more complex stage of operation, such as more accurate calculation result, and it could be readily achieved by reconfiguring the deeper pipeline of Chamdani into Lamport with modified control parameters (e.g. the number of the pipes) such that the deeper pipeline stage of Chamdani could be recognized by Lamport in order to maximize the processing capability of Lamport, and for above reasons, provide a motivation.

4. Claims 1,11 are rejected under 35 U.S.C. 103(a) as being unpatentable over Rosu (5,359,649) in view of Chamdani et al. (6,112,019).

5. As to claims 1,11, Rosu taught at least a network including at least a first configuration and second configuration (see different routes for trunks 31), a system for dynamically selecting the communication path (see the dynamical configuration of the communication path in Col.6, lines 1-13). Rosu did not teach the deeper pipeline stage than the first configuration as claimed. However, Chamdani disclosed a system including a second configuration which had deeper pipeline depth (see fig.13, col.32, lines 19-32). It would have been obvious to one of ordinary skill in the art to use Chamdani in Rosu for including the deeper pipeline as claimed because the use of Chamdani could provide Rosu the capability to accept more complex operations, and it could be done by defining the deeper pipeline of Chamdani into Rosu with modified control parameters (e.g. the number of the pipes) such that the deeper pipeline stage of Chamdani could be recognized by Rosu in order to maximize the processing

Art Unit: 2183

capability , and because Rosu also taught the control of the congestion of national level network (see col.21, lines 50-65), which was a suggestion of the desirability of a deeper pipeline (e.g. the national level network), and therefore, provided a motivation.

6. Claims 1-8,11,12,15,16 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jennings , III et al. (5,357,152) in view of Chamdani et al. (6,112,019) in view of Oliver et al. (5,491,694).

7. As to claim 1, Jennings disclosed a parallel reconfigurable (e.g. programmable) system comprising at least :

a) a plurality of processing units (e.g. see fig.2);

b) communication means [programmable circuit] by which the plurality of processing units were interconnected (e.g. see the programmable circuit and its configurable signal bus LSF and LSC in fig.2); wherein the communication medium was dynamically configurable based on program (e.g. programmable) to be processed such that the processing units can selectively arranged in at least a first and second distinct configurations (see integer and the floating point selections in col.7, lines 36-40, see also col.5, lines 1-27).

8. Jennings did not specifically show his the second configuration [floating point] had deeper pipeline depth than the first configuration [integer] as claimed. However, Chamdani disclosed a system including a second configuration [floating point] which had a deeper pipeline stage than a first configuration [integer (e.g. see fig.13, col.32,

Art Unit: 2183

lines 19-38). It would have been obvious to one of ordinary skill in the art to use Chamdani in Jennings for including the deeper pipeline configuration as claimed because the use of Chamdani could enhance the processing ability of Jennings to increase the precision level of the operation results, and thereby maximizing the throughput of the functional elements in the system, and it could be readily done by defining the deeper pipeline configuration of Chamdani into the configuration file of Jennings such that the greater number of the pipeline stages of Chamdani could be recognized by Jennings, therefore increasing the processing power of Jennings, and in doing so, provided a motivation.

9. Jennings did not specifically teach the common bus for the packetized data as claimed. However, Oliver disclosed a system including a common bus used as a packet data bus (see Col.11, lines 11-19). It would have been obvious to one of ordinary skill in the art to use Oliver in Jennings for including the packet data common bus as claimed because the use of Oliver could provide the control ability of Jennings to accept data in a single integrated bus format, thereby minimizing the hardware overheads of the system, and it could be readily achieved by configuring the common bus into Jennings with modified interface parameter, such as the bus width, and W/R ports, so that the common bus of Oliver could be recognized by Jennings in order to provide the enhanced bus structure , and for the above reasons, provided a motivation.

10. As to the dynamic configurable feature, Jennings disclosed that his invention contemplates the use of one or more logic networks that can perform a variety of logic functions either by configuration of a multi-function network or by sub-networks each

Art Unit: 2183

perform one or more dedicated functions (col.1, lines 41-47), and this can permit smaller size programmable logic gate or memory array to be used to control a logic operation of a given complexity, or a given size of array to control more complex operations (col.1, lines 65-68). Therefore, Jennings is very flexible (see also selected desired logic function performed by the logic network in col.2, lines 66-68, see the corresponding enabling signals for ALUS in different clusters in col.6, lines 29-35). Moreover, Jennings logic network can be integrated with groups of memory cells which can be selectively activated (e.g. see col.2, lines 7-18), therefore, the configuration of Jennings network was dynamic.

11. As to the point of discussion raised during the interview on 03/16/06 that Jennings did not teach the dynamic configuration or the selection of the communication path. It is examiners position that reconfigurable size of the logic network of Jennings itself consisted dynamic change in path because to reconfigure the network size, the corresponding path had to be changed accordingly. Particularly when Jennings taught his programmable circuit can be used for selecting smaller size of programmable networks (see col.1, lines 60-68). It is therefore, the corresponding path must be modified in order to adapt to the smaller size of networks. The evidence also showed that the configurations and the corresponding connection path changed in fig.3 to fig.4.

12. Jennings is used as primary reference because it shows clearly the structure of the plurality of processing units. Chamdani is used to supplement the teaching of the deeper pipeline. Oliver is used for providing the teaching of the packet common bus

Art Unit: 2183

connection. Examiner also holds that dynamically selecting a path had been known in the art.

13. As to claim 2, Jennings also included logic configurations (see the signal changes in col.4, lines 50-68).

14. As to claim 3, Jennings also included data bus (e.g. see col.4, lines 5-8, see also the data bus DA at a given cycle time).

15. As to claim 4, Jennings also included the control means for transmission and reception of the data (see the data transfer from the source to destination in col.3, lines 62-68, col.4, lines 1-8).

16. As to claim 5, Jennings did not specifically show the packet data bus as claimed. However, Jennings was directed to a network configuration (e.g. see col.1, lines 41-52). Therefore, packet data bus was most likely in Jennings since the transfer of packet data format had been a characteristic feature of the network communications.

17. As to claim 6, Chamdani also included VLIW (e.g. see col.36, lines 9-35).

18. As to claim 7, Jennings taught a programmable circuit which must have a program compiler to compile the program, otherwise, it would not have functioned properly.

19. As to claim 8, Jennings did not explicitly show the image data as claimed. However, Jennings, in the same patent, disclosed a SIMD (col.3, lines 36-41) which

Art Unit: 2183

was a characteristic processing feature of a image processing, therefore, the image data was also applicable in Jennings.

20. As to claims 11,12, Jennings did not specifically show the arrangement of different number of processing units in pipeline layers as claimed. However, Chamdani disclosed different processing units (integer and floating point units) had arranged in different pipeline layers (see the seven and ten stage deep in col.32, lines 21-32). It would have been obvious to one of ordinary skill in the art to use Chamdani in Jennings for including the different pipeline layers as claimed because the use of Chamdani could increase the control capability of Jennings to achieve a predetermined set of precision level of the operation results, and thereby optimizing the throughput of the functional elements in the system, and it could be readily done by defining the deeper pipeline configuration of Chamdani into the configuration file of Jennings such that the different number of the pipeline stages of Chamdani could be recognized by Jennings, therefore increasing the processing power of Jennings, and in doing so, provided a motivation.

21. Jennings did not specifically teach the common bus for the packetized data as claimed. However, Oliver disclosed a system including a common bus used as a packet data bus (see Col.11, lines 11-19). It would have been obvious to one of ordinary skill in the art to use Oliver in Jennings for including he packet data common bus as claimed because the use of Oliver could provide the control ability of Jennings to accept data in a single integrated bus format, thereby minimizing the hardware overheads of the system, and it could be readily achieved by configuring the common

Art Unit: 2183

bus into Jennings with modified interface parameter, such as the bus width, and W/R ports, so that the common bus of Oliver could be recognized by Jennings in order to provide the enhanced bus structure, and for the above reasons, provided a motivation.

22. As to the dynamic configurable feature, see discussions in paragraph 6 above.

23. As to claims 15,16, Jennings also directed to SIMD processing (e.g. see col.3, lines 35-43).

24. Claims 9,10, 13 ,14 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. None of the prior art of record further teaches the specific feed forward limitations of the image data with the first configuration and second configuration.

25. Claims 17 and 18 are allowable over the art of record for reciting the combined features of eh dynamically configurable communication means selectively arranged the processing units in the first and second distinct configurations, the first configuration having a larger number of processing unit in parallel than the second configuration, the second configuration of deeper pipeline than that first configuration, the image data, the first configuration used for first type image processes having no necessity for feed forward of data calculation whilst the second configuration used for second type image having necessity for the feed forward data calculations.

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

a) Cotton et al. (5,237,571) is cited for the background teaching of the reconfigurable data bus (see the associated switch ports in col.4, lines 42-68, col.5, lines 1-60).

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Dan Pan whose telephone number is 703 305 9696, or the new number 571 272 4172. The examiner can normally be reached on M-F from 8:30 AM to 4:00 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Chan, can be reached on 703 305 9712, or the new number 571 272 4162. The fax phone number for the organization where this application or proceeding is assigned is 703 306 5404.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either

DANIEL A. PAN
PRIMARY EXAMINER
GROUP

